Skip to main content
  • Paul Scherrer Institut PSI
  • PSI Research, Labs & User Services

Digital User Office

  • Digital User Office
  • DE
  • EN
  • FR
Paul Scherrer Institut (PSI)
Search
Paul Scherrer Institut (PSI)

Hauptnavigation

  • Research at PSIOpen mainmenu item
    • Research Initiatives
    • Ethics and Research integrity
    • Scientific Highlights
    • Scientific Events
    • Scientific Career
    • PSI-FELLOW
    • PSI Data Policy
  • Research Divisions and LabsOpen mainmenu item
    • Overview
    • Research with Neutrons and Muons
    • Photon Science
    • Energy and Environment
    • Nuclear Energy and Safety
    • Biology and Chemistry
    • Scientific Computing, Theory and Data
    • Large Research Facilities
  • Facilities and InstrumentsOpen mainmenu item
    • Overview
    • Large Research Facilities
    • Facilities
    • PSI Facility Newsletter
  • PSI User ServicesOpen mainmenu item
    • User Office
    • Methods at the PSI User Facilities
    • Proposals for beam time
    • Proposal Deadlines
    • Data Analysis Service (PSD)
    • EU support programmes
  • New ProjectsOpen mainmenu item
    • SLS 2.0
    • IMPACT
  • DE
  • EN
  • FR

Digital User Office (mobile)

  • Digital User Office

You are here:

  1. PSI Home
  2. Labs & User Services
  3. PSD
  4. LSC
  5. MicroSpec Group
  6. Scientific Highlights and News
  7. Logic operations with domain walls

Secondary navigation

MicroSpec

  • People
  • Research
  • Scientific Highlights and News
  • Pixelator
  • Publications
19 March 2020

Logic operations with domain walls

Operation of a domain wall NOT gate imaged with STXM
Operation of a domain wall NOT gate imaged by scanning transmission X-ray microscopy, compared with predictions from micromagnetic simulations. The scale bar indicates a length of 500 nm.

Binary logic operations constitute the backbone of modern computing. The progressive miniaturization and improvement of metal-oxide semiconductor-based logic has allowed the evolution of computing devices to the level that our handheld smartphones hold computing powers higher than the first computing devices that occupied entire rooms. However, metal-oxide semiconductor based technology is slowly creeping towards its physical limits, where the Moore’s law predicted increase in performances will no longer be feasible. For this, and other reasons, the development of alternative architectures for binary logic has been object of intense research.

In the work presented in this highlight, recently published on the journal Nature, a scientist collaboration between the ETH Zürich and the Paul Scherrer Institut demonstrated a novel binary logic architecture, based on the use of domain walls. Such spin-based architectures provide several advantages, such as nonvolatile data retention, near-zero leakage and scalability, all of which are limitations for the traditional metal-oxide semiconductor architectures.

Domain-wall based logic architectures fully exploit the possibilities offered by fast domain wall motion, the possibility of achieving high device densities combined with non-volatility. Up to this work, however, require external magnetic fields for clocking operations and for the manipulation of the domain walls, severely limiting their implementation on large-scale devices.

With the work presented in this highlight, a method for performing all-electric logic operations using domain-wall motion was demonstrated. The operation of a NAND gate, the basic building block of all binary logic operations, was successfully demonstrated using the domain wall architecture proposed by the researchers, where the chiral coupling between neighboring magnetic domains induced by the anti-symmetric exchange interaction (Dzyaloshinskii-Moriya interaction) was utilized to fabricate a domain-wall inverter. Finally, the successful cascading of several domain-wall logic gates was demonstrated, reaching a major milestone towards the development of memory-in-logic applications.

The scanning transmission X-ray microscope at the PolLux endstation was employed to image the operation of a domain-wall NOT gate, allowing the researchers to directly visualize the physical processes driving its operation.

Contacts:
Dr. Jörg Raabe
Swiss Light Source
Paul Scherrer Institut
Telephone: +41 56 310 5193
E-mail: joerg.raabe@psi.ch

Dr. Zhaochu Luo
Paul Scherrer Institut/ETH Zürich
Telephone: +41 56 310 5494
E-mail: zhaochu.luo@psi.ch

Original Publication:
Current-driven magnetic domain-wall logic
Zhaochu Luo, Ales Hrabec, Trong Phuong Dao, Giacomo Sala, Simone Finizio, Junxiao Feng, Sina Mayr, Jörg Raabe, Pietro Gambardella, and Laura J. Heyderman
Nature 579, 214 (2020)
DOI:
10.1038/s41586-020-2061-y

Sidebar

top

Footer

Paul Scherrer Institut

Forschungsstrasse 111
5232 Villigen PSI
Switzerland

Telephone: +41 56 310 21 11
Telefax: +41 56 310 21 99

How to find us
Contact

Visitor Centre psi forum
School Lab iLab (in German)
Center for Proton Therapy
PSI Education Centre
PSI Guest House
PSI Gastronomie (in German)
psi forum shop

Service & Support

  • Phone Book
  • User Office
  • Accelerator Status
  • PSI Publications
  • Suppliers
  • E-Billing
  • Computing
  • Safety (in German)

Career

  • Working at PSI
  • Job Opportunities
  • Training and further education
  • Career Center
  • Vocational Training (in German)
  • PSI Education Center

For the media

  • PSI in brief
  • Facts and Figures
  • Media corner
  • Media Releases
  • Social Media

Follow us: Twitter (in English) LinkedIn Youtube Facebook Instagram Issuu RSS

Footer legal

  • Imprint
  • Terms and Conditions
  • Editors' login