



Radiation Tolerance of HV-CMOS Sensors

Ivan Perić,

Ann-Kathrin Perrevoort, Heiko Augustin, Niklaus Berger, Dirk Wiedner, Michael Deveaux, Alexander Dierlamm, Franz Wagner, Frederic Bompard, Patrick Breugnon, Jean-Claude Clemens, Denis Fougeron, Patrick Pangaud, Alexandre Rozanov, Fuwei Wu, Jian Liu, Malte Backhaus, Fabian Hügging, Hans Krüger, Lingxin Meng, Daniel Münstermann, Maurice Garcia-Sciveres, Christan Kreidl

Supported by: Baden Württemberg Stiftung, Helmholtz Alliance, Institute ZITI, University of Heidelberg





- High-voltage CMOS pixel sensors introduction
- Results of irradiations with neutrons, protons and x-rays





High-voltage CMOS pixel detectors or "smart diode arrays" or "HV-MAPS"





The structure





- Monolithic active pixel sensor.
- Pixel electronics based on CMOS.
- Implemented in commercial technologies.
- PMOS and NMOS transistors are placed inside the shallow n- and p-wells.







• A deep n-well surrounds the electronics of every pixel.







• The deep n-wells isolate the pixel electronics from the p-type substrate.







- The substrate can be biased low without damaging the transistors.
- In this way the depletion zones in the volume around the n-wells are formed.
- => Potential minima for electrons







• Charge collection occurs by drift. (main part of the signal)







- Charge collection occurs by drift. (main part of the signal)
- Additional charge collection by diffusion.







- HVCMOS sensors can be implemented in any CMOS technology that has a deep-n-well surrounding low voltage p-wells. (We have successfully used TSMC 65nm: 2.5 µm pixels.)
- We expect the best results in high-voltage technologies:
- These technologies have deeper n-wells and the substrates of higher resistances than the LV CMOS.







- Example AMS 350nm HVCMOS: Typical reverse bias voltage is 60-100 V and the depleted region depth ~15 μ m.
- 20 Ω cm substrate resistance -> acceptor density ~ 10¹⁵ cm⁻³.
- E-field: $100V/15\mu m$ or 67 kV/cm or $6.7 V/\mu m$.







Radiation tolerance







Radiation tolerance









Project results





2006

"Proof of principle" phase

350nm AMS HV technology

1) Simple charge integrating pixels with pulsed reset and rolling shutter RO. (Possible applications: ILC, transmission electron microscopy, etc.)

2) Pixels with complex CMOS-based pixel electronics that detect particle signals. (Possible applications: CLIC, LHC, CBM, etc.)

3) Capacitively coupled pixel detectors (CCPDs) based on a pixel sensor implemented as a smart diode array

First publication: I. Peric, "A novel pixelated monolithic particle detector implemented in high-voltage CMOS technology" Nucl. Instr. Meth. A 582, 876 - 885 (2007)



Charge integrating pixel detector







HVPixelM: 21x21 µm pixel size 128 x 128 pixel matrix



Test-beam results: HVPixelM





Efficiency at TB: ~98% (probably due to rolling shutter effects – one row out of 64 is in reset state.















- Left: Response probability of the entire pixel matrix for 660e test pulse and the noise occupancy.
- Right: MIP spectrum measured at SPS (CERN).













Edgeless CCPD2 – signal and noise





Pixel matrix efficiency: Detection of signals > 350e possible MIP signal ~ 1800 e



CAPPIX/CAPSENSE edgeless CCPD 50x50 µm pixel size Noise 30-40e Time resolution 300ns MIP SNR 45-60



New projects



2006

"Proof of principle" phase

350nm AMS HV technology



A 180nm HV technology

Applications:

1) ATLAS and CLIC Smart sensors readout by pixel- and strip – readout chips.

2) Mu3e experiment at PSI Monolithic pixel detector

3) Transmission electron microscopy integrating pixels with pulsed reset and rolling shutter RO – in-pixel CDS





Irradiations





Neutron irradiation at the research-reactor in Munich $10^{14} \, n_{eq}/cm^2$



Irradiated device: HVPixelM







HVPixelM: 21x21 µm pixel size





Increase of the detector leakage current from 350fA (room T) to 130pA (0C) per pixel => 30 μA / cm² at 0C

Seed pixel signal decrease from 1300e to 1000e.

The measurement has been performed at 0C.







Proton irradiation at KIT (Karlsruhe) $10^{15} n_{eq}/cm^2$



Irradiated device: CCPD2





CAPPIX/CAPSENSE edgeless CCPD 50x50 µm pixel size



Irradiation with protons at KIT ($10^{15} n_{eq}/cm^2$)







Irradiation with protons at KIT (10¹⁵ n_{eq}/cm²)



RMS Noise, 2.8mv (77e)





⁵⁵Fe and ²²Na spectrum, RMS noise Irradiated Temperature 20C

RMS Noise 270 e SNR = 15





Irradiation with protons at KIT (10¹⁵ n_{eq}/cm²)









X-Ray irradiation at KIT 50 MRad



Irradiated device: CCPD1







Irradiation with x-rays (50 MRad)












Irradiation at PS (CERN)





- Pixel matrix: 60x24 pixels (readout by 20 x 12 FEI4 pixels)
- Pixel size 33 μm x 125 μm.



IO pads for strip operation















Pixel electronics - layout







Pixel electronics







6 pixels – layout







Irradiation at PS (CERN)



Transparency: Patrick Breugnon





Irradiation at PS (CERN)











The chip works, particles are measured when the chip is in the beam: Output of the amplifier





Results after 144 MRad



Rate vs. HV



The rate of detected particles depends on the high voltage bias.

T: Superposition of two effects:

Positive effect: The increase of HV bias leads to an increase of the depleted region depth => better detection efficiency.

Negative effect: The increase of the leakage current leads to a signal loss.





Measured HV (leakage) current dependence on the high voltage bias.

T: Leakage current depends on the volume of the depleted region.

Linear size of the depleted layer depends as *square root* of the bias voltage but...

The cylindrical depleted layer volume depends *linearly* on bias voltage.











Charge multiplication effect



Test device: Mu3e test-chip









- LED light pulses have been detected.
- Signal amplitude has been measured as the time over threshold.
- From 60V reverse bias, the time over threshold increases exponentially. (about 2x increase)



Time over threshold [µs]

Reverse bias [V]



Conclusions



- HVCMOS is an active pixel technology with the charge collection based on drift.
- Thanks to the use of commercial processes, the production of relatively low-cost (1.5 k€/12' wafer), large area detectors is possible.
- We have irradiated test HVCMOS sensors wit neutrons (10¹⁴ n_{eq}) (Munich), protons (10¹⁵ n_{eq} and 8 x 10¹⁵ n_{eq} - 380 MRad) (KIT and PS), and x-rays (50MRad) (KIT).
- Two main effects are observed:
- 1) Reduction of the secondary signal part that is collected by diffusion.
- 2) Increase of leakage current.
- Good SNR can be achieved after irradiation if the sensors are cooled to ~ 0C.
- Charge multiplication factor can further increase SNR.
- Although we still do not understand all effects, the HVCMOS sensors seem to have a high radiation tolerance.





Thank you





Backup Slides









Irradiation with x-rays (50 MRad)







²²Fe spectrum





Signal-generation and amplification





• Particle hit







- Charge collection
- Assume: $V_{sat} = 8 \times 10^4 \text{ m/s}$
- T_{col} = 188 ps







• Voltage drop in the n-well





HV CMOS detectors







HV CMOS detectors





- Feedback action through Cf ٠
- N-well potential temporary restored ٠
- Meta-stabile state ٠





HV CMOS detectors









- Reset of the charge sensitive amplifier accomplished:
- N-well again negative!







Initial voltage across the n-well and the coupling capacitance restored by R_{bias}









Measured HV current dependence on the analog power. T: Increase of the analog power leads to a temperature increase.

The temperature increase leads to the diode leakage increase.

Temperature vs. power



Measured temperature dependence on the analog power.

Check: About 2.8 degrees temperature increase leads to 60% leakage increase,





- Collected charge causes a voltage change in the n-well.
- This signal is sensed by the amplifier placed in the n-well.







- Collected charge causes a voltage change in the n-well.
- This signal is sensed by the amplifier placed in the n-well.







- Collected charge causes a voltage change in the n-well.
- This signal is sensed by the amplifier placed in the n-well.













- Proposed: four layers of pixels ~ $80x80\mu m^2$ size HV CMOS monolithic detectors
- Time stamping with < 100ns resolution required to reduce the number of tracks in an image.
- Sensors should be thinned to ~50 μ m
- Triggerless readout
- Power ~ 200mW/cm² cooling with helium
- Total area: 1.9 m²
- 275 M pixels
- 100 wafers (if 100% yield)












- Correlated double-sampling (CDS) is implemented in the pixels using CMOS electronics. The pixel output signals are digitized by 128 on-chip ADCs.
- The readout electronic has been optimized for a fast readout and a low power consumption.









RESMDD 2012, Firenze, Ivan Peric