



Strip Technology and HVMPAS

Ivan Perić for HVCMOS collaboration* HVCMOS collaboration:

Bonn:

Malte Backhaus, Tomasz Hemperek, Fabian Hügging, Hans Krüger

CERN:

Lingxin Meng, Daniel Münstermann

CPPM:

Marlon Barbero, Frederic Bompard, Patrick Breugnon, Jean-Claude Clemens, Denis Fougeron, Patrick Pangaud, Alexandre Rozanov

LBNL:

Maurice Garcia-Sciveres

Heodelberg:

Christan Kreidl, Ivan Perić





- High-Voltage CMOS Sensors introduction
- Summary of the old results
- High-Voltage CMOS Sensors for ATLAS





High-voltage CMOS pixel detectors or "smart diode arrays"





- The distinguishable property of HV CMOS sensors is that the CMOS pixel electronics is placed inside the sensor diode.
- This allows:
- 1) Construction of pixel arrays without insensitive regions.
- 2) High reverse biasing of the sensor diodes.
- 3) Fast charge collection based on drift.





- We start with a low voltage process:
- PMOS and NMOS transistors are placed inside their shallow wells.







• A deep n-well surrounds the electronics of every pixel.







• The deep n-wells isolate the pixel electronics from the p-type substrate.







- Since the pixel-transistors do not "see" the substrate potential, the substrate can be biased low without damaging the transistors.
- In this way the depletion zones in the volume around the n-wells are formed.
- => Potential minima for electrons







- Since the pixel-transistors do not "see" the substrate potential, the substrate can be biased low without damaging the transistors.
- In this way the depletion zones in the volume around the n-wells are formed.
- => Potential minima for electrons
- Charge collection occurs by drift







- Collected charge causes a voltage change in the n-well.
- This signal is sensed by the amplifier placed in the n-well.







- Collected charge causes a voltage change in the n-well.
- This signal is sensed by the amplifier placed in the n-well.







- Collected charge causes a voltage change in the n-well.
- This signal is sensed by the amplifier placed in the n-well.







• Maximizing of the depleted regions improves performances (less capacitance and noise, more signal) – the best results can be achieved in high-voltage technologies.







- Example AMS 350nm HVCMOS: Typical reverse bias voltage is 60 V and the depleted region depth ~15 $\mu m.$







- Example AMS 350nm HVCMOS: Typical reverse bias voltage is 60 V and the depleted region depth ~15 $\mu m.$
- 20Ωcm substrate resistance -> acceptor density ~ 10¹⁵ cm⁻³







- Since the sensor diodes are equipped with electronics we call them "smart" and the structure "smart diode array".
- The structure can be designed also in LV processes that have a deep n-well that surrounds *both* types of shallow wells entirely.
- An example of such a LV technology is UMC 180nm.







• CMOS pixel flavors:



"HVMAPS" – HVCMOS or SDA



TWELL MAPS



















Project results





2006

"Proof of principle" phase

350nm AMS HV technology

1) Simple (4T) integrating pixels with pulsed reset and rolling shutter RO (Possible applications: ILC, transmission electron microscopy, etc.)

2) Pixels with complex CMOS-based pixel electronics (Possible applications: CLIC, LHC, CBM, etc.)

3) CCPDs based on a pixel sensor implemented as a smart diode array



Project history





The type 1 chip HVPixelM: Simple (4T) integrating pixels with pulsed reset and rolling shutter RO 21x21 µm pixel size





Project history





CAPPIX/CAPSENSE edgeless CCPD 50x50 µm pixel size





New projects



2006

"Proof of principle" phase

350nm AMS HV technology



180nm AMS HV technology

Applications:

1) Transmission electron microscopy integrating pixels with pulsed reset and rolling shutter RO – in-pixel CDS

2) Mu3e experiment at PSI Monolithic CMOS pixels with CSA

3) ATLAS (and CLIC) CCPDs based on smart sensors





- Capacitive feedback into the sensor (n-well)
- Many important circuits do not cause problems: charge sensitive amplifier, simple shaper, tune DAC, SRAM but...
- "Active" (clocked) CMOS logic gates and sometimes comparators cause large crosstalk
- Possibility 1: Implement the circuits only using NMOST: effects on radiation tolerance, layout area, power consumption, etc.
- Possibility 2: Place the active digital circuits on the chip periphery or on separate chip.
- Possibility 3: Isolate PMOST from n-well using an additional standard technology feature the deep P-well we still haven't tested it...







- Pixel electronics is based on a charge-sensitive amplifier and optionally a comparator.
- The pixel signal/address is sent as an analog information.
- The signal processed by the digital circuits are on the chip periphery or on a separate chip.
- 1) Mu3e: The pixel signal is processed on the sensor chip itself -> monolithic pixel detector.
- 2) ATLAS: intelligent sensor concept. The pixel address is transmitted to an existing readout chip, like FEI4 or an strip-readout chip.







- The digital part accepts only the comparator signals that are within the trigger window.
- Time resolution tests possible.
- Time resolution is the sum of time walk and signal collection time.







- In-time efficiency vs. signal amplitude (40ns time window).
- Detection of signals > 1230 e with 40ns time resolution possible.
- Power consumption of the pixel 7.5µm.
- We expect at least 1500 e from MIPs.







- Comparison of the response delay to capacitive test pulse (delay only caused by the amplifier) and the delay to IR pulse (delay caused by the amplifier and collection time).
- To assure that amplifier delay is equal, we equalize the signal amplitudes for both injections.
- The amplitudes are measured as ToT.

ToT is proportional to the input charge. It does not depend on the amplifier rise times.







- Charge collection time IR laser, comparison with the fast capacitive injection.
- No measurable delay versus the capacitive test pulse.







High-Voltage CMOS Detectors for ATLAS





- Smart sensor concept
- We use one of the existing RO chips for the readout of a HVCMOS sensor.
- This approach simplifies the design of sensor and allows us to use the existing readout- and data-acquisition-systems.





Strip-like Concept





- The present LHC strip detectors consist of large-area strip sensors that are connected by wire bonds to multi-channel ASICs
- We use the strip readout ASIC for the readout of our SDA sensor







• We replace a strip with a line ("gang") of pixels







- Every pixel generates a digital current pulse with unique amplitude
- The pixel outputs are summed, converted to voltage signal and transmitted to readout ASIC by capacitive coupling






• The pixel address is transmitted as analog information







• Simultaneous readout from two 2D sensitive layers. Signals from two sensor layers can be easily combined in a single readout ASIC







- A large area CMOS sensor can be produced by stitching several 2cm x 2cm wafer reticles.
- Any arbitrary pixel group pattern is possible.
- Advantages:
- Commercial sensor technology lower price per unit area.
- Intrinsic 2D spatial resolution (e.g. 25 μm x 125 μm binary resolution)
- No need for bias voltages higher than 60V.
- Operation at temperatures above 0C is according to tests possible (irradiations to 10¹⁵ n_{eq}/cm²).
- Thinning possible.





CCPD Concept





- We use one of the existing RO chips for the readout of an intelligent HVCMOS sensor.
- This approach simplifies the design of sensor and allows us to use the existing readout- and dataacquisition-systems.
- Intelligence: the pixels are able to distinguish a signal from the background and to respond to a particle hit by generating an address information.

We replace the standard bump-bonded sensor with...







- The HV CMOS sensor pixels are smaller than the standard ATLAS pixels, in our case 33µm x 125µm - so that three such pixels cover the area of the original pixel.
- The HV pixels contain low-power (~ 7µW) CMOS electronics based on a charge sensitive amplifier and a comparator.

...the capacitive coupled HV CMOS sensor







- The electronics responds to a particle hit by generating a pulse.
- The signals of a few pixels are summed, converted to voltage and transmitted to the charge sensitive amplifier in the corresponding channel of the FE chip using AC coupling.
- Each of the pixels that couple to one FE receiver has its unique signal amplitude, so that the pixel can be identified by examining the amplitude information generated in FE chip.
- In this way, spatial resolution in φ and z-direction can be improved.







- No need for bump-bond connection between the sensor and readout chip lower price, better mechanical stability, less material.
- Commercial technology lower price.
- No need for bias voltages higher than 60V.
- Operation at temperatures above 0C is according to tests possible (irradiations to 10¹⁵ n_{eq}/cm²).
- Increased spatial resolution (e.g. 25μm x 125μm binary resolution) with the existing FE chip
- Smaller clusters at high incidence angles.
- Possibility of sensor-thinning without signal loss. Since we do not use bumps and FE chips can be thinned as well, the amount of material would be very low.
- Interesting choice for other experiments where low-mass detectors are needed such as CLIC, ILC, CBM, etc...











- No need for bump-bond connection between the sensor and readout chip lower price, better mechanical stability, less material.
- Commercial sensor technology lower price.
- No need for bias voltages higher than 60V.
- Operation at temperatures above 0C is according to tests possible (irradiations to 10¹⁵ n_{eq}/cm²).
- Increased spatial resolution (e.g. 25µm x 125µm binary resolution) with the existing FE chip
- Smaller clusters at high incidence angles.
- Possibility of sensor-thinning without signal loss. Since we do not use bumps and FE chips can be thinned as well, the amount of material would be very low.
- Interesting choice for other experiments where low-mass detectors are needed such as CLIC, ILC, CBM, etc...





Test Chip HV2FEI4







- Pixel matrix: 60x24 pixels
- Pixel size 33 μm x 125 μm
- 21 IO pads at the lower side for CCPD operation
- 40 strip-readout pads (100 μm pitch) at the lower side and 22 IO pads at the upper side for strip-operation
- Pixel contains charge sensitive amplifier, comparator and tune DAC.



IO pads for strip operation



HV2FEI4 - Architecture





















Amplifier

CCPD electrode





6 Pixels – Layout









Experimental results (strip operation)



Strip-like operation



"Hit-bus" operation – ⁵⁵Fe signals – three pixel columns (each 24 pixels) readout in parallel The amplitude is set to be equal for every pixel



Strip like operation – ⁵⁵Fe signals – three pixel columns (each 24 pixels) readout in parallel The amplitude depends on pixel position





Strip-like operation



"Hit-bus" operation - ²²Na signals - one pixel columns (24 pixels) readout in parallel The amplitude is set to be equal for every pixel - values around 50mV



"Hit-bus" operation – ²²Na signals – one pixel columns (24 pixels) readout in parallel The amplitude depends on pixel position 0.01 -







"Hit-bus" operation – test injection pulses (~ 1700e) The amplitude depends on pixel position





Irradiation at PS (CERN)







Results after 144 MRad















Experimental results (CCPD operation)



Measurement setup

































- We are investigating the use of HVCMOS technology for ATLAS detectors
- The concept: Intelligent sensors in HVCMOS technology readout by the existing readout ASCIs
- Advantages:
- Commercial sensor technology lower price per unit area.
- No need for bias voltages higher than 60V.
- Operation at temperatures above 0C is according to tests possible (irradiations to 10¹⁵ n_{eq}/cm²).
- Thinning possible.
- Test chip HV2FEI4 has been tested in the stand alone mode and as a CCPD readout with FEI4
- First measurements with a strip readout chips will be done soon.
- In stand alone mode, we measure good performances of the HVCMOS chip
- In CCPD mode, noise somewhat increased due to non optimal setup
- Irradiation ongoing, we have reached 180MRad so far, the detector still works leakage current increased (temperature: 38C).





Thank you





Backup Slides











Capacitively Coupled Pixel Detectors CCPDs







Charge signal is transmitted

Vertex 2012, Ivan Peric








Active CCPD





Signal >30mV for very thin sensors

