# Fast Optical Readout Chain for the Mu3e Experiment

Qinhua Huang on behalf of the Mu3e collaboration



JOHANNES GUTENBERG UNIVERSITÄT MAINZ



Emmy Noether-Programm DFG Deutsche Forschungsgemeinschaft

#### The Mu3e Experiment

#### Main purpose :

search for  $\mu^+ \rightarrow e^+e^+e^-$  decay with sensitivity of 10<sup>-16</sup>



2/16

#### The Mu3e Experiment

#### The Mu3e Detector

- Tracking detector : pixel sensors
- Timing detector : scintillating fibers and scintillator tiles

3/16



### Data acquisition

- Triggerless DAQ
  - Front-end boards (T22.4)
    - Decode and merge data
    - Time-sorting
  - Switching boards (This talk)
    - Space-sorted to Time-sorted
  - GPU Filter farm (T42.5 T42.6)
    - Fast track finding
    - online reconstruction
    - Reduce data rate by a factor ~1000



### Data acquisition

#### Switching boards

- Switch the data stream between front-end FPGAs and the filter farm
- Merge the data of sub-detectors and the data from different front-end boards
- Time-sorting for the data of the whole detector

#### Optical links

Reliability of the links at high speed
> 6 Gpbs



### Fast optical link Bit Error Rate Test

- Components for the real detector partially available
- A test chain using the available electronic components in our lab
- BER < 10<sup>-13</sup> in the specification of the optical transceiver
- Bi-directional data stream
- Measure for roughly <u>11×24</u> <u>hours</u>, and see no error



### Fast optical link BERT : Result

- BER < 7×10<sup>-16</sup> (90% CL) at data rate 5650 Mbps with the breakout, better than the BER given in the specification
- Better BER because of the tuned transceiver, tuning can give signals with better quality

# Eye diagram : Not tuned and tuned $\begin{bmatrix} 1 \\ 0 \end{bmatrix}$

Voltage

1

0

1

0

1

0









At 8 Gbps

Corrodi, S., Fast Optical Readout of the Mu3e Pixel Detector, Master thesis, 2014

### Switching FPGA

#### Firmware tasks

- Switch the data stream between frontend FPGAs and the filter farm
- Merge the data of sub-detectors and the data from different front-end boards
- Time-sorting for the data of the whole detector
- Distribute the slow control signals to the front-end FPGAs
- Requirement
  - Reliable and extremely fast!
  - Throughput ~O(25Gbps)



### Switching FPGA

- Firmware tasks
  - Switch the data stream between frontend FPGAs and the filter farm
  - Merge the data of sub-detectors and the data from different front-end boards
  - Time-sorting for the data of the whole detector
  - Distribute the slow control signals to the front-end FPGAs
- Requirement
  - Reliable and extremely fast!
  - Throughput ~O(25Gbps)



- Synchronize the data from different front-end boards
- Buffer and check the incoming data
- The front-end data are already time-sorted



 Start algorithm when all channels receive the frame headers



- Check the "Hit Block Counter" by round-robin
- Start merging all frames with same <u>minimal</u> "Frame Time Stamp"



12/16

Check the "Time Stamp" of the subblocks by round-robin



 $TS_f$  is the time stamp for the frame  $TS_{sub}$  is the time stamp for the individual subblock N is the number of hits in the current subblock

- Check the "Time Stamp" of the subblocks by round-robin
- If multiple subblocks have same "Time Stamp" then merge



 $TS_f$  is the time stamp for the frame  $TS_{sub}$  is the time stamp for the individual subblock N is the number of hits in the current subblock

Check the "Time Stamp" of the subblocks by round-robin

Time

• If multiple subblocks have same "Time Stamp" then merge



 $TS_f$  is the time stamp for the frame  $TS_{sub}$  is the time stamp for the individual subblock *N* is the number of hits in the current subblock

14/16

Start+TS $_{f}1$ 

- Check the "Time Stamp" of the subblocks by round-robin
- If only one subblock has the minimal "Time Stamp" then copy



 $TS_f$  is the time stamp for the frame  $TS_{sub}$  is the time stamp for the individual subblock *N* is the number of hits in the current subblock

Time

15/16

### VHDL

- Repeat the above until all merging channels have the end marker
- Add CRC32 checksum and finish merging the frames with same "Frame Time Stamp"

Time

Send the time-sorted package to one of the reconstruction computer



- Repeat the above until all merging channels have the end marker
- Add CRC32 checksum and finish merging the frames with same "Frame Time Stamp"

Time

• Send the time-sorted package to one of the reconstruction computer



### Summary

- Firmware development is ongoing, first prototype is available
- Bit Error Rate Tests are done for required speed, and prove that the optical links fulfill the experiment
- The preliminary protocol and algorithm should meet the speed requirement for the Mu3e experiment about O(25Gbps)



## Fast optical link BERT : Firmware and software

- Firmware written by VHDL, with PRBS generators
- 8b/10b encoded, DC balance
- Altera® Quartus II 14.1
- Logic simulation : Modelsim 10.1
- Alternative : Altera Receiver Toolkit
  - Auto Sweep
  - EyeQ (support for Stratix IV up to 6 Gbps)
  - This toolkit allows BER test and transceiver tuning without external devices



#### Switching FPGA : a preliminary protocol

- Send Idle pattern to establish connection
- CRC32 checksum ensures error-free
- Easy to merge into a bigger packet in readout FPGA
- Same/Reduced overhead after merging the subframes with same block counter

	-	-		
	IDLE			
	8'hBA	hBA 24'h( Sent Frame Counter )		
	Hit Block Counter			
	Overflow bits			
	Total number of hits in this frame			
	8'hD5 & Time Stamp		Number of hits in this subblock	
וו	Hits Information			
	8'hD5 & Time Stamp		Number of hits in this subblock	
	Hits Information			
	32'hBEEFBEEF			
	CRC32			
	IDLE			