


pure COLD: working principle

pile up rejection electronics for
Cryo On-Line Detectors
(heavy elements chemistry)



$\beta \rightarrow \alpha$ pile up signals can reliably be measured in the „timing channel“ only

pureCOLD: Comparator / ADC / FPGA stages

16 × fast comparators per timing channel

- 150 ps delay, 10ps jitter
- run-time matching via cable delay better 0.7 ps
- levels adjustable via DAC

2 × 500 kSamples/s ADC per spectr. channel

- 16 bit conversion depth
- 2.5 V bipolar range
- 120 ns conversion time
- 1.8 μ s serial read-out time


8 phase sampling clock

- derived from a 250 MHz low jitter clock generator
- run-time matching via “cable” delay better 0.3 ps
- time resolution 0.5 ns

Spartan 3 FPGA

- 340 event FIFO
- 110 μ s serial transfer to MB
- max. rate 9 kevents per sec
- time between consecutive events 4 μ s
- 7x free programmable interconnection signals


pureCOLD: missing event rate



major achievements:

- S/N optimized
- dead time / event minimized
- over all remote control implemented

pureCOLD: typ. signals



232U - test-spectrum

