




Mu3e

 $\mu^+ \rightarrow e^+ e^- e^+$ 

## Mu3e

- search for the decay  
 $\mu^+ \rightarrow e^+ e^- e^+$
- allowed in the SM via internal neutrino oscillation
- predicted branching ratio of  $10^{-54}$  (not observable)
- observation of  $\mu^+ \rightarrow e^+ e^- e^+$  would be a clear sign for new Physics
- previous upper limit:  
 $BR = 10^{-12}$   
SINDRUM (1988)
- Mu3e will aim for  $10^{-15}$





# The Mu3e Experiment




<https://www.psi.ch/media/the-psi-proton-accelerator>

- Mu3e will be located at the Paul Scherrer Institute (PSI)
- world's most powerful proton accelerator (HIPA)
- 590 MeV, 2 mA
- $10^8 \mu/s$  in a secondary beamline
- muons stopped in a target
- Inside a 1 T magnetic field




# The Mu3e Experiment

## Background processes:



### Background processes

- combinatorical
- ...



- for **signal** events:  $\sum \vec{p} = 0$ ,  $\sum E = m_\mu$ ,  $\Delta t = 0$
- → need good momentum, vertex and time resolution
- multiple scattering → material budget





# The Mu3e Experiment

## The MuPix


### Development of a pixel sensor for the Mu3e experiment

- pixel size of  $80 \times 80 \mu\text{m}^2$ , can be thinned down to  $50 \mu\text{m}$
- includes analog and digital readout electronics on chip
- high voltage bias → “HV-MAPS”
- prototype efficiency  $> 99\%$
- time resolution  $< 10 \text{ ns}$






# The Mu3e Experiment



- pixel sensors mounted in 4 layers on kapton strips
- scintillating fibres ( $\Delta t = 500 \text{ ps}$ ) & tiles ( $\Delta t = 70 \text{ ps}$ ) to increase timing precision
- → need time synchronization (clock and reset) to a precision of  $\mathcal{O}(10 \text{ ps})$
- expected data rate of up to 1 TBit/s



# 3 Layer DAQ system




- 3 Layer system
- 112 Frontend boards (FEB) connected to Pixel sensors and scintillators
- fast optical connection to 4 Switching boards
- daisy Chain of GPUs with Arria10 development boards as optical receiver
- more in the next two talks ...



# Mu3e DAQ

## clock & reset distribution





# Clock Transmission Boards



- clock & reset distribution board
- provides 144 copies of a optical clock and 144 copies of a optical reset signal
- FEB's have optical receivers for clock and reset
- other components need electrical input ...




# Clock Transmission Boards

- converts the optical clock to electrical signal
- used inside the filter farm PCs
- programmable via SPI with the receiver board
- designed by a bachelor student (Tobias Wagner)





# Clock & reset distribution test results



- synchronisation test results:
- 10 ps relative delay (with clock chip corrections and reset synchronised in firmware)
- jitter < 2 ps
- can be maintained across the system
- using MIDAS to control reset signals




# MIDAS

Maximum Integrated Data Acquisition System

- continuous development since 1988
- control of fast and slow data
- integrates all parts of a DAQ into a single system with an online database
  - data logger
  - custom device drivers
  - alarm system
  - history system
  - electronic logbook (ELOG)
  - ...
- user interface: MIDAS Web Server
- more information: <https://midas.triumf.ca>




# Mu3e DAQ MIDAS





# Mu3e DAQ


## Slowcontrol (sc)






## Mu3e DAQ

## MSCB (Midas Slow Control Bus)





# DAQ test setup






## Outlook

- user interfaces
- horizontal scaling (more FEB's)
- replacing preliminary parts with the final components
- integrating the real pixel, fibre and tile detector



## DAQ test setup



# Questions ?

# Backup



# FEB States and Data send to SWB


| FEB State   | Data → SWB                            | Comment                               |
|-------------|---------------------------------------|---------------------------------------|
| Idle        | Slowcontrol                           |                                       |
| Run Prepare | Slowcontrol<br>Active signal          | only once                             |
| Sync        | —                                     |                                       |
| Running     | Slowcontrol<br>MuPix data             |                                       |
| Terminating | Slowcontrol<br>MuPix data<br>Run tail | "leftovers" from running<br>only once |
| Link Test   | BERT's                                | bit error rate tests                  |
| Sync Test   | Timing measurements                   |                                       |
| Reset       | —                                     |                                       |
| Out of DAQ  | Slowcontrol                           |                                       |

- use reset link to distribute control signals from GENESIS



## Reset signals

| Command                | Code | Payload                                | Comment |
|------------------------|------|--|---------|
| <b>Run Prepare</b>     | 0x10 | 32 bit run number                      |         |
| <b>Sync</b>            | 0x11 | -                                      |         |
| <b>Start Run</b>       | 0x12 | -                                      |         |
| <b>End Run</b>         | 0x13 | -                                      |         |
| <b>Abort Run</b>       | 0x14 | -                                      |         |
| <b>Start Link Test</b> | 0x20 | To be specified                        |         |
| <b>Stop Link Test</b>  | 0x21 | -                                      |         |
| <b>Start Sync Test</b> | 0x24 | To be specified                        |         |
| <b>Stop Sync Test</b>  | 0x25 | -                                      |         |
| <b>Test Sync</b>       | 0x26 | To be specified                        |         |
| <b>Reset</b>           | 0x30 | 16 bit mask                            |         |
| <b>Stop Reset</b>      | 0x31 | 16 bit mask                            |         |
| <b>Enable</b>          | 0x32 |  |         |
| <b>Disable</b>         | 0x33 |  |         |
| <b>Address</b>         | 0x40 | 16 bit address<br>scheme to be defined |         |



## Reset control signals

- Implemented in hardware, including ...
  - Payload
  - Addressing
  - synchronisation across multiple FEB's
- MIDAS frontend communicating with GENESIS



# MIDAS

How to connect MIDAS with the different layers ?

3 categories of control data:

- default (optical)
  - large amounts of data
  - pixel configuration
  - firmware updates
  - ...
- safety-related data (MSCB)
  - temperatures
  - pressure
  - ..
  - redundancy for some measurements required
- time critical signals (optical reset)
  - timestamp synchronisation