

Hit Synchronisation in the Mu3e DAQ


Marius Köppel on behalf of the Mu3e collaboration




Institute for Nuclear Physics, JGU Mainz

17.03.2021

Mu3e Motivation



SM with ν oscillation Br: $< 10^{-54}$




decay at rest

- Search for Lepton Flavor Violation
 $\mu^+ \rightarrow e^+ e^- e^+$
- Current limit (Br $< 10^{-12}$) set by SINDRUM (1988)
- Muon beam of $10^8 \mu/\text{s}$
- One year of data taking
- Sensitivity up to one in 10^{15}

→ High data rate of 80 Gbit/s


Mu3e Experiment



- $\sum p_e = 0$
- $\sum E_e = m_\mu$
- Good vertex and time resolution


→ Need of online reconstruction

Mu3e Detector Concept



- Magnetic field of 1 T
- Target stops μ^+

High Voltage Monolithic Active Pixel Sensors




1

- Thinned down to 50 μm
- Fast charge collection
- Time resolution of a few ns
- Readout on the chip

→ 1.25 Gbit/s zero suppressed, unsorted hit data

¹Ivan Perić et al., NIM A582 (2007) 876-885


Timing Detectors




- Fibre < 500 ps time resolution
 - Tiles < 70 ps time resolution
- Readout via MuTrig chip, 1.25 Gbit/s unsorted hit data

- 1 The Mu3e Experiment
- 2 Data Acquisition of Mu3e
- 3 Hit Synchronisation
- 4 Conclusion & Outlook


Mu3e DAQ




Mu3e DAQ




Mu3e DAQ




Mu3e DAQ



Mu3e DAQ





Front-end FPGA Board



- Located inside the magnet
- Receives data from the detectors
- Sorts the data in time
- From electrical to optical


Switching FPGA Board

- Located outside the magnet, connected via PCIe to PC
- PCIe40 board from LHCb & ALICE Upgrade
- Hit synchronisation from multiple FEBs



PC Interface FPGA Board

- Located outside the magnet, connected via PCIe to PC & GPU
- Synchronisation data of different detector types
- Buffers the data for online tracking on the GPU
- Terasic DE5e-Net board




1 The Mu3e Experiment

2 Data Acquisition of Mu3e

3 Hit Synchronisation


4 Conclusion & Outlook

Protocol - MuPix Data




- Front-end FPGAs send every 16 timestamps one sub-header
- All hits from the Front-end FPGAs are sorted in time


Synchronisation




- Input 32 bit x 156.25 MHz
- Output 256 bit x 250 MHz




Sketch 4 to 1 Synchronisation Tree




Sketch 4 to 1 Synchronisation Tree




Sketch 4 to 1 Synchronisation Tree




Sketch 4 to 1 Synchronisation Tree




Sketch 4 to 1 Synchronisation Tree



Sketch 4 to 1 Synchronisation Tree



Sketch 4 to 1 Synchronisation Tree



1 The Mu3e Experiment

2 Data Acquisition of Mu3e

3 Hit Synchronisation

4 Conclusion & Outlook

Conclusion & Outlook

- Alignment of 64 links worked in hardware - Mu3e needs 36 links
- Currently working PC Interface FPGA Board firmware
- Planned integration / commissioning run in spring

