

# Development of a Pixel Sensor with sub-nanosecond Time Resolution in BiCMOS

Benjamin Weinläder  
Physikalisches Institut, Uni Heidelberg


DPG-Frühjahrstagung, 16. March 2021



UNIVERSITÄT  
HEIDELBERG  
ZUKUNFT  
SEIT 1386

# Challenge

- Optimal time resolution due to jitter
  - simplified model:
$$\frac{\sigma_t}{\sigma_v} \approx \frac{t_{rise}}{A_v} \rightarrow \sigma_t \approx \frac{t_{rise}}{SNR}$$
  - Assuming effects like Time-Walk can be handled




Required:

- Signal with **fast rising edge** and **low noise**

# Defining the sensor

## 1. Sensor architecture: HV-MAPS

- Part of the readout electronic directly implemented into active pixels




## As shown within the development of the MuPix/AtlasPix:

- HV-MAPS achieve a precise time resolution in the order of  $\sigma_t = 5 \text{ ns}$

For more information refer to Dohun Kim (Session T64.9, 17.03.21)

# Defining the sensor

- 2.
- Combine HV-MAPS with BiCMOS technology
    - Benefit from advantages from bipolar (HBT) and MOS Transistors to improve the time resolution
  - Proven by the TT-PET Project<sup>2</sup>:
    - $\sigma_t = 46 \pm 1 \text{ ps}$  for the hexagonal prototype



<sup>2</sup> G. Iacubucci et al.: 'A 50 ps resolution monolithic active pixel sensor without internal gain in SiGe BiCMOS technology'

# Goal

- Development of an analogue pixel design using the BiCMOS Process SG13S<sup>3</sup> by IHP

<b>HBT</b>	DC-Gain $\beta$	900
	Transit Frequency $f_t$	$\sim 240 \text{ GHz}$


<b>CMOS</b>	Minimum length	130 nm
	Transit Frequency $f_t$	$\sim 10 \text{ GHz}$

- Simulation and analysis of the timing response of the pixel and subsequent circuitries
  - Optimising the time resolution at feasible power consumption
  - Minimising pixel size to reduce pixel capacitance

<sup>3</sup> H. Rucker et al.: 'A 0.13m SiGe BiCMOS Technology Featuring  $f_T/f_{max}$  of 240/330 GHz and Gate Delays Below 3 ps'

# The Idea

- Amplifier defines crucial signal parameters
  - Use simple gain-stage to reduce electronic components and noise
  - Improve performance with HBT
- Remaining electronics uses CMOS technology in order to reduce power consumption



## HBT

Fast switching times

High current gain

## CMOS

Low input capacitance

Low power consumption


# Pixel Circuitry

## ↳ Simplified pixel circuitry

- ↳ Circuitry reduced to minimum for minimum pixel size

- ↳ Signal charge is distributed between all capacities but only processed on  $C_{input}$

Smaller  $C_{det}$  → larger amplitude  
Larger  $C_{input}$  → larger amplitude





# Pixel Circuitry

## Charge Sensitive Amplifier (CSA)

- Rising edge defined by bandwidth of the gain stage
- Falling edge defined by FB,  
 $\tau \approx R_f C_f$

- Gain of the CSA drops with decreasing  $R_f$
- $C_f$  parasitic capacity




Amplifier with **fast rising edge**, **low noise** and **low power consumption**

# Pixel Circuitry

## Source Follower (SF)

- Drives analogue signal to the periphery



- Alternative option: implement digitisation directly into the pixel



# Pixel Circuitry

## Signal


- Necessary for simulations
- Induces a triangular signal with  $Q_{sig} \approx 2800 e^-$  (MIP)



# Pixel Layout

- Pixel w/ guard ring  $40 \times 40 \mu\text{m}^2$ 
  - Implant size  $25 \times 25 \mu\text{m}^2$
- HBT in separated p-well with guard ring
- Minimised parasitic capacities
  - avoid overlapping metal areas
- Shared bias voltages for all pixels

	n-well		gate poly silicon
	p-well		metal 1
	buried n-well		metal 2
	high doping area		device boundary





# Transient Response

## Comparison HBT - NMOS

	$V_{amp}$ [mV]	SNR	$\sigma_{ToA}$ [ps]	ENC
HBT	$115 \pm 7$	$16.5 \pm 3.3$	62	$176 e^-$
NMOS	$114 \pm 20$	$13.4 \pm 4.5$	301	$230 e^-$

$f_{max} = 10 \text{ GHz}$ , #Iterations = 100



# Summary

- Development of an analogue pixel design with a BiCMOS process and simulation of it:

	<b>My Pixel</b>	<b>TT-PET Project<sup>2</sup></b>	
	(simulations)	(hexagonal Prototype)	(new Power Settings <sup>4</sup> )
Pixel Size	$\sim 40 \times 40 \mu m^2$	side $65 \mu m$	
Power Consumption	$\sim 40 \mu W / ch$	$\sim 375 \mu W / ch$	$\sim 13 \mu W / ch$
Min. Time Resolution	$62 ps$	$46 ps$	$140 ps$

- To be done:
  - Study possibility to include comparator into the pixel
  - Implement the pixel in a large matrix

<sup>2</sup> G. Iacubucci et al.: 'A 50 ps resolution monolithic active pixel sensor without internal gain in SiGe BiCMOS technology'

<sup>4</sup> L. Paolozzi et al.: 'Time resolution and power consumption of a monolithic silicon pixel prototype in SiGe BiCMOS technology'